Skip to content
GitLab
Commit a6ddd7c3 authored by MerryMage's avatar MerryMage
Browse files

macro_jit_x64: Should not skip zero registers for certain ALU ops 

The code generated for these ALU ops assume src_a and src_b are always valid.
parent b660ef6c
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment